

**GENERAL DESCRIPTION**

The ME2328 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.



**FEATURES**

- $R_{DS(ON)} \leq 270m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 340m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

**PIN CONFIGURATION**



N-Channel MOSFET

Ordering Information: ME2328(Pb-free)

ME2328-G (Green product-Halogen free)

**Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)**

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	$V_{DSS}$	105	V
Gate-Source Voltage	$V_{GSS}$	$\pm 20$	V
Continuous Drain Current (Tj=150°C)	$I_D$	$T_A=25^\circ C$	1.5
		$T_A=70^\circ C$	1.2
Pulsed Drain Current	$I_{DM}$	6	A
Maximum Power Dissipation	$P_D$	$T_A=25^\circ C$	1.3
		$T_A=70^\circ C$	0.8
Operating Junction Temperature	$T_J$	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	100	°C/W

\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper



## N - Channel 105-V (D-S) MOSFET

Electrical Characteristics (T<sub>A</sub>=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	105	110		V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1	2	3	V
I <sub>GSS</sub>	Gate-Body Leakage	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =105V, V <sub>GS</sub> =0V			1	μA
R <sub>DS(ON)</sub>	Drain-Source On-Resistance*	V <sub>GS</sub> =10V, I <sub>D</sub> =1.5A		230	270	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =1.0A		275	340	
V <sub>SD</sub>	Diode Forward Voltage *	I <sub>SD</sub> =1.0A, V <sub>GS</sub> =0V		0.8	1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =50V, V <sub>GS</sub> =10V, I <sub>D</sub> =1.5A		12		nC
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =50V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =1.5A		6.6		
Q <sub>gs</sub>	Gate-Source Charge			2.6		
Q <sub>gd</sub>	Gate-Drain Charge			3.3		
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz		0.8		Ω
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz		326		pF
C <sub>oss</sub>	Output Capacitance			38		
C <sub>rss</sub>	Reverse Transfer Capacitance			11		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =50V, R <sub>L</sub> =33Ω I <sub>D</sub> =0.2A, V <sub>GEN</sub> =10V, R <sub>G</sub> =6Ω		10		ns
t <sub>r</sub>	Turn-On Rise Time			6		
t <sub>d(off)</sub>	Turn-Off Delay Time			30		
t <sub>f</sub>	Turn-Off Fall Time			4		







Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.








**N - Channel 105-V (D-S) MOSFET**

**Typical Characteristics (T<sub>J</sub> = 25°C Noted)**






**N - Channel 105-V (D-S) MOSFET**

**Typical Characteristics (T<sub>J</sub> =25°C Noted)**



**SOT-23 Package Outline**



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	2.800	3.00
B	1.200	1.70
C	0.900	1.30
D	0.350	0.50
G	1.780	2.04
H	0.010	0.15
J	0.085	0.20
K	0.300	0.65
L	0.890	1.02
S	2.100	3.00
V	0.450	0.60

